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Abstract—Silicon nanowire transistors with Schottky-barrier
contacts exhibit both -type and -type characteristics under dif-
ferent bias conditions. Polarity controllability of silicon nanowire
transistors has been further demonstrated by using an additional
polarity gate. The device can be configured as -type or -type by
controlling the polarity gate voltage. This paper extends this ap-
proach by using three independent gates and shows its interest to
implement dual-threshold-voltage configurable circuits. Polarity
and threshold voltage of uncommitted devices are determined by
applying different bias patterns to the three gates. Uncommitted
logic gates can thus be configured to implement different logic
functions, targeting either high-performance or low-leakage
applications. Dual-threshold-voltage design is thereby achievable
through the use of a wiring scheme on an uncommitted pattern.
With the polarity controllability of the three-independent-gate
device, a range of logic functions is also obtained by replacing
and GND by complementary input signals. Synthesis results
of ISCAS’85 and VTR sequential benchmark circuits with these
devices show, before place and route, comparable performance
and 51% reduction of leakage power consumption compared to
22-nm low-standby-power FinFET technology.
Index Terms—Ambipolar, configurable, dual-threshold-voltage,
silicon nanowire.
I. INTRODUCTION
L EAKAGE power consumption has become an importantissue in circuit design with around 30% to 50% of the cur-
rent System-On-Chip (SOC) power consumption [1]. In CMOS
technology, multi-threshold-voltage (multi- ) design is widely
used to reduce the overall leakage power consumption of cir-
cuits [2]. Low- devices are used in the critical paths to meet
timing constraints, while high- devices with low leakage are
used in slack paths. However, the implementation of multi-
circuits requires extra technological steps to build devices with
different threshold voltages, which affect the layout regularity
and increase the process costs compared to single- design [3].
Adaptive body biasing is another popular technique to mitigate
the increasing leakage power consumption, but separate body
biasing for tuning threshold voltage of each transistor is hard
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to achieve due to the area overhead of additional circuits and
routing resources [4].
In order to achieve better electrostatic control and reduce
short channel effects, FinFETs have been successfully used for
the 22-nm technology node [5], [6]. Leakage in FinFETs is sig-
nificantly reduced as compared to planar devices. To achieve an
even better electrostatic control, Silicon NanoWire FETs (SiN-
WFETs) with gate-all-around control have shown to be a nat-
ural extension of FinFETs [7]. Furthermore, the use of metal
contacts in the source and drain regions creates Schottky bar-
riers that can be electrically trimmed to take advantage of the
inherent ambipolar behavior, i.e., the simultaneous n-type and
p-type characteristics.
This ambipolar phenomenon is directly exploited within ver-
tically-stacked Double-Gate (DG) SiNWFET [8]. By using a
double-independent-gate structure, the polarity of the device
(i.e., type of carriers) can be selected electrically. Ambipolar
DG SiNWFETs are desirable for the development of new logic
architectures, which are intrinsically not implementable with
CMOS in a compact form [9]. Moreover, their leakage current
can be further reduced by efficiently controlling Schottky bar-
riers [10].
In this paper, we present the vertically-stacked Three-
Independent-Gate (TIG) SiNWFET. A preliminary version
of this work has been presented in [11]. The proposed TIG
SiNWFET exploits and controls its ambipolar behavior to
enable a dynamic control of the device polarity, as well as a
tuning of its threshold voltage. Dual- configurable circuits
are achievable by applying different connection schemes to
uncommitted devices.
Due to the absence of D-flip-flop, the early work [11] focused
on combinational logic circuits. In this paper, we give more in-
formation on the fabrication technology of TIG SiNWFET and
its performance estimated by TCAD simulation at 22-nm tech-
nology. The operation modes of TIG SiNWFET under different
bias conditions are presented in detail. Based on these con-
figurations, logic gates are mapped onto an uncommitted pat-
tern towards high-performance and low-leakage applications.
With the flexibility of TIG SiNWFET, we also propose an un-
conventional way to implement a range of logic functions by
replacing and GND with complementary input signals.
Along with a compact true-single-phase-clock D-flip-flop, the
new set of functions with TIG SiNWFETs are able to bench-
mark both combinational and sequential circuits. Synthesis of
benchmark circuits onto TIG SiNWFETs before place and route
shows comparable performance and 51% reduction of leakage
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power consumption compared to Low-STandby-Power (LSTP)
FinFET counterpart.
The remaining parts of this paper are organized as follows.
In Section II, we introduce the background of multi- design
and ambipolar SiNWFETs. In Section III, we present the ver-
tically-stacked TIG SiNWFET technology, its operation modes
and performance estimation. In Section IV, we map logic gates
onto an uncommitted pattern with both low- and high-
configurations. Performance of logic gates and benchmark cir-
cuits with TIG SiNWFETs is compared with LSTP FinFET
technology in Section V followed by a discussion of challenges
and opportunities in Section VI and conclusions in Section VII.
II. BACKGROUND
In this section, we briefly review the conventional
multi-threshold-voltage technology, and introduce the elec-
trostatic control in state-of-the-art ambipolar silicon nanowire
FETs.
A. Conventional Multi-Threshold-Voltage Technology
For a given technology node, devices with low normally
show larger but also much larger
when compared to high- devices [5], [12]. Low- devices
with larger are used in the critical paths to reduce delay and
meet timing constraints. In non-critical paths, leakage power
consumption becomes the main constraint. Then, high-
devices with lower are preferred. The mix of different
threshold voltages is called multi- design, and is a common
technique to reduce the overall leakage power consumption,
without degrading the performance of circuits.
In multi- design, devices with different threshold voltages
can be obtained in different ways. A straightforward method is
the use of different gate materials to tune the gate workfunc-
tion, thereby modifying the threshold voltage of the device [3],
[13]. Similar as tuning the gate oxide thickness and channel
doping concentration to modify , this method requires extra
process steps, which affects the layout regularity and increases
the process costs compared to single- design.
Adaptive body biasing is another approach to achieve
multi- design. Due to the body effect of MOSFETs, the
threshold voltage of a device is modulated by separately bi-
asing its source and body terminals [14], [15]. Nevertheless,
separately tuning threshold voltage of each transistor is hard to
achieve with this approach due to the isolation restriction and
the area overhead of additional circuits and routing resources
[4].
Compared to bulk MOSFETs, Fully-Depleted SOI (FDSOI)
technology provides more flexibility to utilize the body effect.
The threshold voltage of the FDSOI device can be also tuned
by properly doping a ground plane layer below the buried oxide
[13]. However, this method also requires extra process steps.
Table I summarizes the limitations of these conventional
multi- technologies. Either extra process steps or group
tuning is required to implement the multi- design. These
technologies cannot perfectly avoid all the limitations.
To overcome these limitations, we propose in this paper a
new device, which can realize dual- circuits with a unified
process for all the devices. The threshold voltage of pre-defined
devices is tuned by applying different biases on extra gate ter-
minals. This voltage biasing is decided individually by applying
different connection schemes.
TABLE I
LIMITATIONS OF CONVENTIONAL MULTI-VT TECHNOLOGY
Fig. 1. SEM pictures of state-of-the-art ambipolar SiNWFETs, (a) Vertically
stacked SiNWFET with only polarity gate, (b) and with both polarity gate and
control gate [8], (c) Single SiNWFET with two independent gates
[10].
B. Electrostatic Control in Schottky-Barrier SiNWFETs
In order to improve the electrostatic control in short channel
devices, FinFETs with a tri-gate structure have been success-
fully used for 22-nm technology node [5], [6]. Beyond FinFETs,
silicon nanowire FETs with a gate-all-around structure are ex-
pected to achieve an even better electrostatic control.
On the other hand, metal source/drain technology has been
investigated to reduce the contact resistance and to overcome
the issues in heavily doped source/drain technology [16]. The
metal-silicon contacts create Schottky barriers at source and
drain. Schottky-barrier FETs show simultaneous n-type and
p-type characteristics, since metal can provide the conduction
of both electrons and holes. With efficient control of an ad-
ditional polarity gate, Schottky barriers in SiNWFETs can be
electrically trimmed. Electrons or holes are then selectively
injected into the channel, and the polarity of the device is
thereby determined.
Polarity control in a vertically stacked SiNWFET has been
demonstrated with three gate regions in [8]. The structure is
shown in Fig. 1(a), (b). The two gates close to source and drain
are connected together and named as Polarity Gate (PG) (Fig.
1(a)). The other gate in the inner region is called asControlGate
(CG) (Fig. 1(b)). The fabricated device exhibits both n-type
and p-type characteristics depending on the polarity gate bias.
Moreover, this device with gate-all-around structure shows 70
mV/dec subthreshold slope, which is approaching the theoret-
ical limit.
Another approach to control the polarity consists of a single
SiNWFET with two independent gate regions as shown in Fig.
1(c) [10]. The two gates independently modulate the Schottky
ZHANG et al.: CONFIGURABLE CIRCUITS FEATURING DUAL-THRESHOLD-VOLTAGE DESIGN 2853
TABLE II
TWO FABRICATED SINWFETS WITH POLARITY CONTROLLABILITY
Fig. 2. Structure of a vertically-stacked three-independent-gate SiNWFET.
barriers at source and drain. Therefore, at OFF state, by dras-
tically suppressing the tunneling at both source and drain, this
device shows a very low leakage current, below 4 fA.
Table II summarizes the structure and performance of the
two state-of-the-art ambipolar devices, including
ratio, leakage current and Subthreshold Slope (SS). Although
the channel length of these two devices is much longer than
state-of-the-art CMOS devices, the principle of polarity control
and leakage suppression still holds even with shrunk channel.
The two ambipolar SiNWFETs show either ideal sub-
threshold slope or ultra-low leakage current. Trade off between
performance and leakage power consumption can thus be
achievable by combining the two kinds of characteristics.
III. THREE-INDEPENDENT-GATE SILICON NANOWIRE FET
In this section, vertically-stacked TIG SiNWFET is intro-
duced. Instead of using two different structures as discribed in
Section II, the high-performance and low-leakage characteris-
tics can be exploited in a unified structure. Polarizability and
leakage control of the device are then discussed. TCAD simula-
tion validates the dual- ambipolar characteristic of the device,
and also predicts its performance at state-of-the-art technology
node.
A. Structure of TIG SiNWFET
Fig. 2 illustrates a vertically-stacked SiNWFETwith three in-
dependent gate-all-around gate regions. This TIG structure en-
ables all operations of the previous two devices. With this ver-
tically-stacked structure, the driving strength is determined by
the number of stacked nanowires, without any impact on area.
Three nanowires are stacked in Fig. 2.
Vertically-stacked TIG SiNWFET can be fabricated with the
same top-down process of vertically-stacked DG SiNWFET
described in [8]. First, the stack of nanowires is obtained by a
single Deep Reactive Ion Etching (DRIE) Bosch process. Then
the polarity gates are patterned and followed by a self-aligned
patterning of control gate. After the formation of the gates,
silicon nitride spacers are used to isolate the structures. A nickel
layer is deposited and annealed to produce NiSi at source/drain
and gate contacts. Finally, the unreacted nickel is removed
by a selective etching of nickel over NiSi. This top-down
approach enables large-scale fabrication of arrays of vertical
stacks of nanowires, compared to the bottom-top approach
which requires transfer procedures of grown nanowires on a
final substrate [10], [17].
As opposed to DG-SiNWFETs, Polarity Gate at Source
(PGS) and Polarity Gate at Drain (PGD) are independent and
modulate the Schottky barrier thickness to tune respectively
the tunneling of electrons and holes. The Control Gate (CG)
in the inner region is used to switch the channel conduction
as in conventional MOSFETs. With this novel structure, TIG
SiNWFET is able to implement all operations of the previous
two devices [8], [10], and thereby introduces tunable high
performance and low leakage characteristics.
B. Operation of TIG SiNWFET
By independently biasing the three gates to either GND (‘0’)
or (‘1’), 8 operation modes of this device are divided into 4
groups.We can identify twoON states, two standard OFF states,
two low-leakage OFF states, and two uncertain states which will
not be used. Fig. 3 illustrates the six most important operation
modes and their corresponding band diagrams when
(i.e., ' and ').
1) ON states: As shown in Fig. 3(a), (b), when
, one of the Schottky barriers is thin enough
to allow hole tunneling from drain (p-type) or electron
tunneling from source (n-type), and there is no barrier
in the channel. Thus, majority carriers flow through the
device easily.
2) OFF states: Current is shut off due to the barrier induced
by opposite biasing of control gate and polarity gates as
shown in Fig. 3(c), (d). Nevertheless, small number of car-
riers are still tunneling through the thin barrier into the
channel. This mode is similar to DG SiNWFET [8].
3) Low-leakage OFF states: When and
in Fig. 3(e), (f), thick barriers prevent carriers from
tunneling at both source and drain and ensure minimum
leakage in the device. This mode corresponds to the two-
gate SiNWFET [10].
4) Uncertain states: When ' and ', bar-
riers are thin enough for tunneling. However, this condition
may also create an unexpected barrier in the inner region
that will block the current flow, and cause signal degrada-
tion. Hence, the uncertain states should be prohibited by
always fixing ' ' for nFET (pFET),
or using PGD=PGS.
A symbol of TIG SiNWFET is shown in Fig. 4(a), with all
five terminals. According to the transition between ON and OFF
states, four configurations of TIG SiNWFET are also depicted
in Fig. 4, including Low- (LVT) nFET/pFET and High-
(HVT) nFET/pFET. The uncertain states are naturally avoided
in these configurations.
1) Low- pFET (Fig. 4(b)): PGS and PGD are biased to
GND. The voltage sweep on CG makes a transition be-
tween p-type ON (Fig. 3(a)) and standard OFF states (Fig.
3(c)).
2) Low- nFET (Fig. 4(c)): PGS and PGD are biased to
. The voltage sweep on CG makes a transition be-
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Fig. 3. ON, OFF and low-leakage OFF operation modes and their corre-
sponding band diagrams.
Fig. 4. Bias configurations of TIG SiNWFET with a single input.
Fig. 5. Bias configurations of TIG SiNWFET for two inputs.
tween n-type ON (Fig. 3(b)) and standard OFF states (Fig.
3(d)).
3) High- pFET (Fig. 4(d)): GND is applied to CG and
PGS, and a voltage sweep is applied on PGD. In this con-
figuration, the device switches between p-type ON (Fig.
3(a)) and low-leakage OFF states (Fig. 3(e))
4) High- nFET (Fig. 4(e)): is applied to CG and
PGD, and a voltage sweep is applied on PGS. In this con-
figuration, the device switches between n-type ON (Fig.
3(b)) and low-leakage OFF states (Fig. 3(f)).
The configuration of TIG SiNWFET can be further extended
for two inputs by combining the bias configurations for a single
input in Fig. 4.
1) 2 series nFETs (Fig. 5(a)): By combining the LVT and
HVT nFET configurations, two inputs on CG and PGS im-
plement the function of 2 series nFETs.
2) 2 series pFETs (Fig. 5(b)): Similarly, the configuration of
2 series pFETs is obtained by combining the LVT and HVT
pFET configurations.
3) DG configuration (Fig. 5(c)): The TIG SiNWFET can also
work as a DG SiNWFET demonstrated in [8]. In this con-
figuration, the device is ON when . Thus, this
configuration is efficient for implementation of XOR func-
tion [18].
Even though a specified gate is used for polarization in TIG
SiNWFETs, these two-inputs configurations efficiently utilize
the extra gates without source/drain region between two inputs,
thereby mitigating the area overhead compared to conventional
CMOS devices. In addition, the internal node capacitance be-
tween two inputs does not exist in TIG SiNWFETs. This helps
to reduce the delay of circuits.
Fig. 6. Schematic of simulated 22-nm TIG SiNWFET.
C. Performance Estimation by TCAD
In order to estimate device performance at advanced tech-
nology node, a single TIG SiNWFET is simulated by using
Synopsys Sentaurus [19]. Schematic of the device is shown in
Fig. 6. Diameter of the lightly p-type doped silicon nanowire
is 15 nm. Three 24-nm metal gates with mid-gap work-
function are placed on 5.1 nm high- dielectric layer
. Schottky Barrier
Height (SBH) for electrons is set to 0.35 eV in the simulation
to get nearly symmetric n-type and p-type characteristics. This
barrier height is achievable in actual process by using barrier
height modulation technology [20], [21]. The symmetric n-type
and p-type characteristics have also been observed in ambipolar
SiNWFETs by applying radially compressive strain [22]. In
our simulation, is applied. The requirement of
larger than conventional MOSFET is due to the presence
of Schottky barriers and the longer channel length.
This TIG SiNWFET is simulated with the four configurations
in Fig. 4. Dual- characteristic of TIG SiNWFET is depicted
in Fig. 7 in both linear and logarithmic scales. Solid lines in-
dicate the low- configurations, and dash lines indicate the
high- configurations. The threshold difference between the
low- and the high- configurations is about 0.3 V.
In conventional dual- technology, the high- devices
achieve lower leakage current but also reduce compared
to low- devices. However, with TIG SiNWFET, of both
low- and high- configurations keep the same value since
they share the same ON states shown in Fig. 3(a), (b). Thus,
despite the degraded subthreshold slope (29% increase in sim-
ulation), the use of high- devices reduces the leakage power
consumption (by 86% in simulation) without significantly
degrading the speed of circuits. This is a natural advantage
of the dual- technology based on TIG SiNWFETs. Since
velocity saturation has been taken into account in the sim-
ulation, the characteristics above threshold voltage in LVT
configurations are approximately linear in Fig. 7(a) [23]. With
even higher/lower in LVT nFET/pFET configurations, the
drain current saturates due to the limitation of source injection
from the Schottky barrier.
The performance of simulated TIG SiNWFET with different
configurations is listed in Table III. The subthreshold slopes
were extracted at the lowest point following the methodology
in [24]. Considering the carrier transport in LVT and HVT con-
figurations, the control of the barrier height in the channel from
CG is more efficient than the Schottky barrier thickness modu-
lation from polarity gates [25]. Therefore, LVT configurations
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Fig. 7. Transfer characteristic of a single TIG SiNWFET illustrating the
dual- property—(a) linear scale (b) logarithmic scale.
TABLE III
PERFORMANCE OF SIMULATED 22-NM TIG SINWFET
demonstrate better subthreshold slope than HVT configurations.
The simulation result also shows that the leakage current of
pFET can be significantly reduced by effectively modulating
the Schottky barrier thickness with HVT configuration. In con-
trast, HVT and LVT nFET configurations demonstrate the same
leakage current. The reason for this is that, SBH for electrons is
relatively low in our simulation and the leakage current is domi-
nated by thermionic current. Differently from tunneling current,
thermionic current mainly depends on the barrier height, not the
barrier thickness. Therefore, the leakage suppression in HVT
nFET configuration can be improved by applying higher SBH
for electrons.
IV. PHYSICAL DESIGN OF DUAL- CIRCUITS
In this section, a physical design approach for dual- circuits
is proposed in order to fully exploit the flexibility of TIG SiN-
WFETs. An uncommitted logic gate pattern is introduced and
basic logic functions are mapped onto it. By using both low-
and high- configurations, logic gates towards either high per-
formance or low leakage applications are implemented using
different connection schemes. A compact implementation of a
range of logic functions is also proposed.
Fig. 8. Uncommitted logic gate pattern.
Fig. 9. (a) AOI gate and (b) XOR gate mapped onto proposed gate pattern.
A. Uncommitted Logic Gate Pattern
Regularity is one of the key features to increase the yield of
integrated circuits at advanced technology nodes [26]. If logic
functions can be mapped onto an uncommitted pattern, the
layout regularity will be consequently improved.
An uncommitted logic gate pattern built with four TIG SiN-
WFETs is proposed in Fig. 8. There are two pull-up paths and
two pull-down paths. Each path consists of only one transistor.
Even though this pattern is very simple, a large range of func-
tions can be mapped onto it with different configurations of TIG
SiNWFETs. The implementation of unate and binate logic func-
tions and D-flip-flop will be shown in the following part.
B. Logic Implementation
With different configurations of TIG SiNWFETs, we can map
both combinational and sequential elements in logic circuits
onto the proposed uncommitted gate pattern.
1) Combinational Elements: Fig. 9(a) presents an example
of an AOI gate. Its functionality is obtained by applying the
configurations of 2 series pFETs/nFETs and LVT nFET. Thus,
only 4 transistors are needed for this AOI gate, instead of 6
conventional MOSFETs. In Fig. 9(b), an XOR gate is mapped
onto this pattern. In this XOR circuit, the DG configuration of
TIG SiNWFET is applied, which is efficient to implement binate
logic functions.
2) Sequential Elements: True-Single-Phase-Clock D-Flip-
Flop (TSPC DFF) is an efficient implementation of storage el-
ement in synchronous circuits [27], [28]. Based on the config-
urations of TIG SiNWFET for 1-input and 2-input conditions,
a TSPC DFF is mapped onto the proposed gate pattern with 8
transistors, as compared to 11 transistors in conventional CMOS
circuit (Fig. 10(a)). The equivalent logic structure is given in
Fig. 10(b). This rising-edge triggered DFF is composed of 4
stages: a CLK-low enabled inverter at the first stage, a dynamic
inverter at the second stage, and a CLK-high enabled inverter at
the third stage, followed by a static inverter.
Although a single TIG SiNWFET is larger than a conven-
tional MOSFET, the area gap of circuits between the two tech-
nologies is reduced thanks to the lower transistor count. More-
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Fig. 10. TSPC DFF (a) mapped onto the proposed gated pattern, (b) equivalent
gate-level circuit.
Fig. 11. Mapping of NAND gate towards (a) high performance and (b) low
leakage application.
over, in the proposed gate pattern, each pull-up and pull-down
path has only one series transistor. There is no internal node ca-
pacitance which needs to be charged or discharged. The speed
of circuits is consequently improved.
C. Dual- Design With TIG SiNWFETs
Delay and leakage of logic gates can be tuned by applying
LVT and HVT configurations of TIG SiNWFET. For example,
Fig. 11 illustrates two different mapping schemes of NAND gate
forHighPerformance (HP) and Low Leakage (LL) applications.
In Fig. 11(a), the HP gate is obtained by connecting inputs to
the CGs of pFETs. Thus, the performance for pulling the logic
gate up is improved by applying the LVT configuration of the
devices. In contrast, the LL gate (Fig. 11(b)) is obtained by con-
trolling the pFETs from the PGDs. Leakage power is thereby
reduced by forcing the devices into HVT operation. In both HP
and LL gates, PGSs and CGs of nFETs are connected to input
signals to realize the logic function.
In a circuit, the signals A and B usually have different con-
straints. Since the CG of nFET shows low- capability, while
the PGS of nFET shows high- capability (as shown in Fig.
5(a)), we can map the signals in critical paths onto the CG
and the signals belonging to non-critical paths onto PGS. This
method is also applicable for the pull-up path. Thus, the delay
and leakage of the NAND gates can be even better tuned with
more mapping schemes. Fine-grained dual- design is thereby
achievable with TIG SiNWFETs.
Fig. 12. Connection schemes of NAND gate towards high performance and
low leakage application.
D. Connection Schemes for Uncommitted Gate Pattern
According to the presented mapping schemes, wiring on the
uncommitted gate pattern can implement different functions
with fine-grained tuning of delay and leakage of circuits. In
order to maintain the layout regularity, the TIG SiNWFETs
and contacts are pre-fabricated according to the uncommitted
pattern proposed previously. It is worth pointing out that all the
devices are identical as their properties are tuned electrically,
therefore uniformizing the technology.
As observed previously, most of the TIG SiNWFET access
gates have a fixed polarity. Hence, power and ground signals are
spread all over the proposed logic gate pattern. In order to min-
imize the routing effort for power lines, the power distribution
network is consequently optimized. A grid network is built with
a mesh of power and ground lines. Based on this novel power
distribution grid, logic gates implementing different functions
towards HP and LL applications are obtained by wiring metal
lines on the pre-fabricated gate pattern. For example, different
connection schemes of NAND gate are demonstrated in Fig. 12,
corresponding to the HP and the LL configurations shown in
Fig. 11, respectively.
E. Compact Implementation of Logic Functions
In conventional CMOS circuits, pFETs can only efficiently
transmit ‘1’ and nFETs can only efficiently transmit ‘0’. Due
to the restriction of the full swing of output signal, the PullUp
Network (PUN) with pFETs can only be connected to
and Pull-Down Network (PDN) with nFETs can only be con-
nected to GND. This is the conventional implementation of
the static CMOS circuits (Fig. 13(a)). When transmitting a
variable, CMOS transmission gate is necessary, which consists
of complementary transistors. With transmission gates, pFET
and nFET are both ON to avoid output signal degradation
(Fig. 13(b)).
In contrast, an ambipolar device is able to switch its polarity.
This property enables the design of other transmission gates
corresponding to different logic functions. Fig. 14(a) shows an
XOR-based transmission gate, which is very efficient for binate
logic function implementations [18]. This property can be ex-
tended to the transmission of variables using a single device.
Indeed, by selecting the device polarity according to the trans-
mitted variable, it is possible to use a unique device. Since
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Fig. 13. (a) Static CMOS logic function, (b) Conventional CMOS transmission
gate. Z is the high-resistivity state.
Fig. 14. (a) XOR-based transmission gate, (b) Transmission gate with single
ambipolar device. Z is the high-resistivity state. (c) Compact implementation of
logic functions with ambipolar devices.
Fig. 15. Compact implementation of 1-bit full adder.
determines the device polarity in Fig. 14(b), single-input and
two-input configurations of TIG SiNWFET (see Fig. 4 and Fig.
5) can be applied to obtain two novel transmission gates, respec-
tively. By using this property, we can then extend the standard
PUN/PDN to transmit a variable. Therefore, the fixed and
GND in original design are extended to any complementary sig-
nals (Fig. 14(c)). More complex functions are thereby derived
from original functions without any additional transistors, with
a compact form intrinsically not implementable with conven-
tional static CMOS logic or CMOS transmission gates.
To illustrate this compact implementation in detail, an ex-
ample of 1-bit full adder is illustrated in Fig. 15. It is realized
in a very compact form and mapped onto the proposed gate pat-
tern.
The relationship between the original function and derived
new function is shown in Fig. 14(c). It is found that the sum and
carry of 1-bit full adder can be directly derived from 2-input
XNOR and NAND functions. In the sum function, the two de-
vices in either PUN or PDN have complementary polarities, and
Fig. 16. Equivalent circuit model of TIG SiNWFET.
hence transmit the third input or without signal degrada-
tion. This also refers to the XOR transmission gate (Fig. 14(a)).
In the carry function, the polarities of all devices are determined
by the complementary signals and . Each device can be
considered as a transmission gate shown in Fig. 14(b). When
', it is the NAND gate as shown in Fig. 11(a). When
', it becomes a NOR gate. This is exactly the expected
carry function.
V. ARCHITECTURAL BENCHMARKING
In this section, the effect of performance tuning and leakage
power reduction by applying the physical design approach for
dual- configurable circuits is discussed for logic gates and
benchmark circuits.
A. Methodology
A simple model for the proposed TIG SiNWFET is written
in Verilog-A to enable circuit-level simulations. The equivalent
circuit of a single TIG SiNWFET is shown in Fig. 16. The cur-
rent source is described by a table model extracted from TCAD
simulation. Access resistances are estimated according to the
device geometry. Each capacitance is extracted from TCAD
simulation as an average value under all possible bias condi-
tions. The coupling capacitances between the gates are much
smaller than the total capacitance of the device, and therefore
neglected in the model. According to the capability of verti-
cally-stacked silicon nanowire technology, we assume that there
are four nanowires per stack. The stack is modeled by parallel
arrangement of single TIG SiNWFET model.
A logic cell library is characterized using Cadence Encounter
Library Characterizer (ELC). The library consists of combina-
tional logic cells INV, NAND, NOR, XOR, XNOR, AOI, OAI
in both HP and LL configurations. More than these basic cells,
the library also consists of the sum and carry functions imple-
mented as in Fig. 15. To simulate sequential circuits, a TSPC
DFF with asynchronous set/reset is also characterized. All the
cells in the library are built from the uncommitted gate pattern
described in Section IV. The area estimation of these cells is
done according to the 22-nm design rules [5]. The impact of pro-
posed connection scheme is considered in cell area estimation.
A wire-load model is applied to take into account the capaci-
tance and resistance of the interconnections. The supply voltage
of vertically-stacked TIG SiNWFET library is 1.2 V.
Since we are demonstrating a physical design approach
to implement dual- circuits for standby power reduc-
tion, a counterpart library with supply voltage of 0.9 V
is built with Predictive Technology Model (PTM) 20-nm
Low-STandby-Power (LSTP) FinFET model [29]. The LSTP
FinFET library consists of all basic combinational cells and
a TSPC DFF as in the TIG SiNWFET library. Considering
that the sum and carry functions cannot be implemented with
FinFET in such a compact form as with TIG SiNWFET, these
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TABLE IV
PERFORMANCE OF GATES WITH TIG SINWFET AND LSTP FINFET
Fig. 17. Comparison results of logic gates with TIG SiNWFET and FinFET.
functions are not included in the FinFET library. The area of a
FinFET is also estimated according to the 22-nm design rules.
With both TIG SiNWFET and LSTP FinFET libraries, com-
binational and sequential benchmark circuits are synthesized by
Synopsys Design Compiler. Circuit-level performances results
are extracted from the post-synthesis reports.
B. Gate Level Characterization
Table IV lists the maximum delay under a load of four INV
1 gates, leakage power and area of some logic gates. These
gates are built with different configurations using the different
modes of TIG SiNWFETs. The traditional CMOS counter-
parts are realized with LSTP FinFETs. The average comparison
results are depicted in Fig. 17.
The LL TIG SiNWFET gates demonstrate a leakage power
reduction of 65% compared to LSTP FinFET gates, at a cost of
a 4% increase in delay. The low-leakage property stems from
the good control of the thick Schottky barriers in the device that
prevents carriers from tunneling into the channel during OFF
state.
The HP TIG SiNWFET gates demonstrate a slight 6% re-
duction in delay as compared to LSTP FinFET gates. Among
HP gates, AOI and XOR gates and DFF show 15% gain in per-
formance and comparable area than FinFET, while INV and
NAND gates show larger delay and area.While INV and NAND
gates have the same implementation as in CMOS and suffer
from the use of larger transistors, AOI and XOR gates and DFF
are implemented on the proposed uncommitted logic gate pat-
tern in a very different way. Indeed, the gates have only one tran-
sistor in each pull-up and pull-down path that is consequently
of benefit to the different metrics.
Fig. 18. Average comparison results of ISCAS’85 benchmark circuits with
Dual- TIG SiNWFET and LSTP FinFET.
Fig. 19. Average comparison results of VTR benchmark circuits with Dual-
TIG SiNWFET and LSTP FinFET.
Noise margins were also characterized for the inverters. The
HP inverter demonstrates noise margins of 0.52 V for ‘1’ and
0.35 V for ‘0’. In contrast, noise margins of LL inverter are 0.60
V for ‘1’ and 0.51 V for ‘0’. These results show 13% improve-
ment compared to FinFET (0.38 V for ‘1’ and 0.36 V for ‘0’)
when normalized to the supply voltages.
C. Circuit Level Results
The performance and leakage power consumption with TIG
SiNWFETs and LSTP FinFETs are evaluated for both combi-
national and sequential circuits.
1) Combinational Circuits Results: Critical path delay,
leakage power, and area of ISCAS’85 benchmark circuits are
reported for HP, LL, dual- TIG SiNWFET and LSTP FinFET
libraries in Table V. Fig. 18 shows the average comparison
results.
HP library demonstrates comparable performance with 32%
leakage power reduction compared to FinFET library.While LL
library shows a leakage power reduction of 78%, but with a 32%
increase in delay. In contrast, by applying HP gates in critical
path and LL gates in non-critical path, dual- circuits with
TIG SiNWFET keep comparable performances but reduce the
leakage power consumption by 53% compared to LSTP FinFET
circuits. An additional area cost of 28% is due to the larger size
of three-independent-gate devices.
2) Sequential Circuits Results: To compare the performance
of sequential circuits built with TIG SiNWFETs and LSTP
FinFET, the Verilog-To-Routing (VTR) sequential benchmark
circuits are synthesized [30]. Results are shown in Table VI
and Fig. 19.
Benchmark circuits with dual- TIG SiNWFET gates show
the same performance as with HP TIG SiNWFET gates, and
also the same leakage power consumption as with LL TIG SiN-
WFET gates. Thus, comparable performance with 51% leakage
power reduction are achieved with dual- TIG SiNWFET
compared to LSTP FinFETs despite an additional area cost of
16%.
VI. CHALLENGES AND OPPORTUNITIES
In this section, we highlight the challenges and opportunities
in the TIG SiNWFET technology, physical design, CAD tools,
and architechture.
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TABLE V
DELAY, LEAKAGE, AND AREA OF ISCAS’85 BENCHMARK CIRCUITS WITH DUAL- TIG SINWFET AND LSTP FINFET
TABLE VI
DELAY, LEAKAGE, AND AREA OF VTR BENCHMARK CIRCUITS WITH DUAL- TIG SINWFET AND LSTP FINFET
A. Technology
There are many challenges in the fabrication of verti-
cally-stacked TIG SiNWFET. In order to yield energy efficient
circuits with a single type of transistor, symmetric n-type and
p-type characteristics of ambipolar SiNWFETs are required
[22]. Therefore, metallic source/drain with near mid-gap work-
function is preferred to achieve this symmetry. Unfortunately,
such a high Schottky barrier height limits the ON-state current
of device, and the circuit speed is consequently limited. To
overcome this issue, larger supply voltage is required to im-
prove the tunneling at a cost of increased power consumption.
A solution consists of using semiconductors with narrower
band gap for the nanowires, like germanium. Nevertheless,
lower barrier height will result in larger leakage current and
degraded ratio. Alternatively, radially compressive
strain is applied in the ambipolar SiNWFET technology in
recent research, and ideal symmetry of n-type and p-type
characteristics is observed [22].
B. Physical Design
In the presented technology, the intrinsic gate capacitance
and the leakage current are proportional to the number
of nanowires per stack, while the interconnection capacitance
keeps constant. Delay and leakage power are estimated
for a given number of stacked nanowires N as
For a small N, a single stack of nanowires cannot drive a
heavy wire load. Thus, a set of stacks have to be used to re-
duce the delay, which comes at a cost in area. In contrast, by
increasing the number of stacked nanowires N, delay of the cir-
cuits will decrease, but limited by intrinsic gate delay, at cost
of a linear increase in leakage power consumption. A trade-off
number of nanowires per stack needs to be carefully investi-
gated to optimize the delay and leakage power consumption ac-
cording to circuit design constraints.
C. CAD Tools
State-of-the-art logic synthesis tools are efficient for unate
logic functions. In contrast, TIG SiNWFET is efficient at im-
plementing both unate and binate logic functions. Hence, it is
expected to obtain even better performance of TIG SiNWFET
based circuits thanks to novel logic synthesis tools exploiting a
large class of functions [31].
In TIG SiNWFET technology, the delay and leakage of cir-
cuits are fine tuned according to the performance requirement.
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An optimal mapping scheme yields to the fine-grained tuning
at transistor level for each circuit as presented in Section IV.
With the mapping result, direct routing on the prefabricated de-
vices is desired. However, a single TIG SiNWFET has 5 termi-
nals in a compact area. Thus, routing on these devices is chal-
lenging. To mitigate routing efforts, a regular layout technique
called sea-of-tiles could be applied, which has shown the poten-
tial on routing and area utilization with DG SiNWFETs [9].
D. Architecture
Polarity control of SiNWFET creates a new way to imple-
ment logic functions. Besides the demonstrated functions in this
work, circuits with ambipolar SiNWFETs are able to implement
more novel functions, such as the power-gated differential logic
[32].
In the presented physical design, dual- circuits are achiev-
able by wiring metal lines on prefabricated uncommitted
patterns. With the same approach as building structured ASICs,
only metal/via layers are customized to realize these designs.
Therefore, the fine-grained dual- design is achievable in
structured ASICs with TIG SiNWFET technology.
In addition, desired logic functions can be obtained by as-
signing inputs to proper terminals on the proposed uncommitted
pattern. Thus, with programable connection between inputs and
terminals, we can also envisage using the presented pattern to
efficiently build novel FPGAs logic blocks.
VII. CONCLUSIONS
In this work, an efficient approach to implement dual- con-
figurable circuits with a novel three-independent-gate silicon
nanowire FETs is presented. This device can be electrically con-
figured in terms of polarity and threshold voltage. Logic gates
using these devices can thus be realized to either fit high perfor-
mance or low leakage applications, simply by wiring of an un-
committed gate structure. A range of logic functions are realized
in a very compact form by utilizing the polarity and threshold
controllability of TIG SiNWFETs. Benchmarking results show
that, before place and route, comparable performance can be
achieved with a 51% reduction of leakage power consumption
for circuits based on TIG SiNWFET compared to low-standby-
power FinFET technology, at a limited 16% increase in area.
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